


SHEET 0









U7







GAP_A3	68	#68/GAP_A3
GAP_B3	67	#67/GAP_B3
GAP_A4	66	#66/GAP_A4
GAP_B4	65	#65/GAP_B4

* GAPMod I/O Pads


Title GAPMod		
Size A4	Number Sheet 0	Revision
Date: 07/07/2020	Sheet of	
File: C:\Users\...\S0_Gapmod.SchDoc	Drawn By:	




Title GAP8 & supply		
Size A4	Number Sheet 1	Revision
Date: 07/07/2020	Sheet	of
File: C:\Users\...\S1_GAP8.SchDoc	Drawn By:	



NB : Pin IO3 of Flash memory is hold# at power up.
So need to be seen at logic '1' to start up properly



FLASH






RAM

RAM and Flash get QPI bus direct from GAP8;
SCK and SDIO0-1 are also routed to GAPMod pads through series R.


Title OCTOSPI memories		
Size A4	Number Sheet 2	Revision
Date: 07/07/2020	Sheet of	
File: C:\Users\...\S2_QSPIMemories.SchDoc	Drawn By:	

32KHz CRSYTAL SECTION




Pay special attention to XTAL signals and AVDD/AVSS routing/shielding. See GAP8 datasheet section 11 (PCB Design).

GAP8 CORE POWER MANAGEMENT




!!! Follow component placement & routing recommendations of GAP8 Datasheet section 11, pp365-66 !!!



Shield track from GAP8 pin RAR_LX (D4) to inductor (switching noise)

Caps close to pin GAP_A35 (sensing of VREG)

Place resistor close to XTAL and STM8



Title XTAL & SLEEP		
Size A4	Number Sheet 3	Revision
Date: 07/07/2020	Sheet of	
File: C:\Users\...\S3_Xtal.SchDoc	Drawn By:	