


NINA_CTS/RT/TX connections to GAPMod:
 - was not available with GAPMod1.2 (DNF resistors)
 - provision implementation of h/w flow control
 if using a GAPMod2.1/3 - in which case the pins
 are available as GPIO/Timer for flow ctrl.
 See Gwt AN003.


GAPMod (GAP8) Connections	GAPoC_B_v2.4_with GAPMod3.0	
	01/04/2022 13:49	
	Sheet: 1/14	

X Cauchy / Greenwaves Technologies

- GAPA3_CONN --- \$68
- GAPB3_CONN --- \$67
- NINA_DSR/GAPA4_CONN --- \$66
- GAPB4_CONN --- \$65

- #68/GAP_A3
- #67/GAP_B3
- #66/GAP_A4
- #65/GAP_B4
- #61/GND
- #62/GAP_B11
- #63/GND
- #64/GAP_A5





Weak PD ensures 3V6_IR is cut off at power-up (GPIO not driven yet) to avoid IR sensor adding to current surge (with risk of supply collapse)

Bypass this switch (R10=0R, R9=NC) if integrating GAPMod1.2 (equivalent switch already on GAPMod1.2) Use it (R10=NC; R9=0R) if integrating GAPMod2.x


PD res. just for debug -- to hack board and get diff voltages. Optimize out on final board.

**** NOTES ****

- 1) 1V8_MEM not derived from LOAD output of TPS62740 (previous sheet) because this output is limited to 100mA max -- which may not be enough for Flash memory plus the rest (peak current)
- 2) Keeping 1V8 DC-DC always on and doing gating downstream avoids longish start-up time of DC-DC at system wake-up

RECOMMENDATIONS:
 > SW is noisy, keep it short and away/shielded from sensitive traces
 > Use very wide and short traces for current and Gnd paths

Power Management (1/2)		GAPoC_B_v2.4_with GAPMod3.0	
X Cauchy / Greenwaves Technologies		01/04/2022 13:49	
		Sheet: 3/14	



TP11 already present on Vroot

Assy options (cf 0R vs NC) allow to have LDO either ON or OFF in system sleep mode

PD to make sure switch is off at board power up (GPIO not yet driven)

Assy options (cf 0R vs NC) allow to have it either ON or OFF in system sleep mode

PU ensures Flash is powered when GAP8 boots and has not yet positioned GPIO_1V8MEM_EN

Beware: 1V8MEM supplies ext memories but also GAP8 I/Os on SPIM_VDDIO which include UART and a few GPIOs.

Power Management (2/2)
Derivatives of 1V8 root power

GAPoC_B_v2.4_with GAPMod3.0


01/04/2022 13:49

Sheet: 4/14

NOTE on LEDs :
 I/Os controlling LEDs are 0V-1V8 while Vf of LED is ~1.8v-2V.
 In this design, applying 2.5V on anode and controlling cathode from I/O, so that:
 - LED ON when I/Os is 0V.
 - LED Off when I/O driven to either Logic1 (1.8V) or (better) High-Z
 Some small current might still circulate in OFF mode,
 but not enough to light LED (or perhaps, if applying 1 Logic1 rather than High-Z, extremely dim).
 Not an issue from power perspective as only used in debug mode
 (2V5 can be switched off in normal mode)
 [Also applies to other 2V5-powered LEDs used in this design]

Using diff LED color scheme vs. Nina spec

Biased for I~2mA




Switchable 2V5 (cf DIP Switch)
 Turn on for debug/bring-up,
 off to save power

2V5_LED




NB - Nina will driving I/O to Logic1=1.8V will mean LED off.
 At this point stil 2.5-1.8=0.7V across LED --
 not strictly off but not sufficient for LED to shine


NB - Allowing control of GPIO_NINA_PWRON
 from here to force enable of
 NINA's VDD when programming thru SWD



Usage of NINA_DSR (typ. for NINA deep sleep)
 exclusive with usage of GAP_A4 on connector
 -- in particular, exclusive w/ usage of SPI MISO
 of LCD possibly connected to SPI on conn.
 Not a big problem as trying to minimise Niina power
 (deep sleep) while using power-hungry LCD
 wouldn't make much sense...




CONN3




BG120-08-xx


CONN4





BG120-08-xx




- SPIM1 on GAP_A4,B3,A5,B4
 - I2C1 on B4, A5
 - Timer/PWM on pins GAP_A13




Push-button shares GAP_A13 with Conn3 Pos8



JTAG Connector
 NOTE - This pinning is intended to be compatible with TagConnect TC2050 JTAG-ARM-20 to JTAG-ARM-10 converter and similar JTAG10 connectors



Pull resistors as back-up. Normally implemented on robe side. Series R on JTAG-NTRST to be NC or not depending on probe (or adapter) type



Connectors and Buttons

A

A

B

B

C

C


D

D

** This could be optimized out **
 Dropping UART_TO_EXT, UART_FROM_EXT.
 Keeping just UART for Nina (and CONN4)


Open/closed switches :

- 1: close to provide 2V5 to VQPS pin (Fuse prog.) and to on-board LEDs
- 2: select if GAP8's UART talks with NINA (open) or with external UART (closed)
- 3: close to enable status LEDs of NINA & IR sensor (which will draw a few mA)
- 4: close for normal boot of Nina
- 5: close to pull SLEEP# at start-up (required if STM8 not programmed), open to minimize static current
- 6: close to enable User LED, open to keep A3 available



UART_TO_EXT/FROM_EXT :
 to optionally connect external device

Caution:
 when 1V8_Nina_Sw is switched off,
 GAP8 must drive UART_GAP_TX to Logic0
 to avoid excessive power consumption



Pull-up on SLEEP# useful only if STM8 not programmed / not present (in which case SLEEP# would float)
 Causes ~9uA power consumption during sleep
 ** Can be removed when STM8 is programmed and properly controls SLEEP# **

Beware - 2 MIC94083 switches (1 on GAPoc and 1 on GAPMod)
 have weak (~2M) pull-down on EN driven by SLEEP# + TPS22960 using SLEEP# as EN has VIH=1.4V; therefore this pull-up can't be too weak.

Logic0= Led ON
 High-Z = Led OFF (NB- Logic1=1V8)

[Also See Note on LEDS on sheet 5]

*** BEWARE: CLOSE position 4 of DIP switch for proper startup of Nina ***

NINA_SW12 pulled up selects normal boot.
 Using large R because same pin becomes LED_G output after startup (LED not implemented) -- which gets driven anyway by NINA hence current cons.
 Option to eliminate this extra power consumption by opening switch after startup.

*** BEWARE: CLOSE position 5 of DIP switch of STM8 not programmed / not placed ***
 Open once STM8 is programmed, to optimize system deep sleep current




Selection/configuration switches

GAPoC_B_v2.4_with GAPMod3.0


01/04/2022 13:49

Sheet: 7/14




**** Possible optimization ****


These 2 SN74LV1T34 were useful when Nina was on 3V. Since v2.2, Nina is on 1V8 so SN74 should be redundant. However, because GAPMod1.2 employs auto-bidir level shifters on UART lines, there must be no pull-up on UART lines. For now, still provision SN74, in case GAP8/Nina implement weak internal pull-up on UART I/Os that can't be fully disabled. Bypass resistor will allow to test and make 100% sure removing SN74 causes no pb -ii if so, SN74 will be fully removed in next revision.



Both I/Os are Timer/PWM capable



Padframe bug on B34 in CTu1.0/1.1 => don't use B34 as PWM, instead use GAPB12 as PWM_IR_CLK (however keep option to use B34 for when bug fixed as it allows to use IR sensor w/o 1V8 on)




Option to drive either SWIM (open-drain) or Sensor Trigger input from GAP8

Place R close to XTAL

To be ignored (use sw trig.) by ThermEye if SWIM_XTAL1 used

PIR usable to Wake-up GAP8 or STM8



Open-source output, Pull-down required, output current must be <100uA



If RR3 implemented then PIR can also wake up GAP8 however in system deep sleep with GAP8 unpowered, will draw 9uA from PIR (if present)

Level Shifter & Misc.

GAPoC_B_v2.4_with GAPMod3.0

01/04/2022 13:49


Sheet: 9/14



Caps named Cx are 0402 (imp.) dimensions, X5R or X7R dielectric
 CCx are 0603
 CCCx are 0805
 CCCCx are 1206
 Ceramic caps effective capacitance decreases vs. nom as DC bias increase
 Smaller volume caps are more sensitive to this effect than larger volume caps.
 Cap sizes here were selected to mitigate this effect.

IR Sensor (1/3) Dedicated power supply generation and filtering	GAPoC_B_v2.4_with GAPMod3.0	
	01/04/2022 13:49	
	Sheet: 10/14	

Use 1V8_IR to pull I2C so that I2C pins of sensor don't get pulled when sensor is switched off




(*) PSYNC is pixel (2 bytes) clock, we need byte clk (1 pixel is on 2 bytes) so rather take in MCLK as CPI clock


Bridge FV & LV on board to take *all* pixels of frame delimited by Vsync into CPI, incl. inter-line (Vsync 'wins' owing to series R, current = 1.8/4K7~360uA)

IR Sensor (2/3) Sensor IC Connections and Level shifters	GAPoC_B_v2.4_with GAPMod3.0	
	01/04/2022 13:49	
	Sheet: 11/14	

GENERATION OF PRECHARGE SIGNALS FOR BOOST CIRCUITRY:



GENERATION OF GFID AND GSK USING "TIME BOOST" :



IR Sensor (3/3)
Biasing with time boost

GAPoC_B_v2.4_with GAPMod3.0

01/04/2022 13:49

Sheet: 12/14

1

2

3

4

5

6

A

A

Copyright 2020 GreenWaves Technologies

Licensed under the Solderpad Hardware License, Version 2.0 (the "License");
you may not use this work except in compliance with the License.
You may obtain a copy of the License at

<http://solderpad.org/licenses/SHL-2.0/>

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.

B

B

C

C

D

D

1

2

3

4

5

6

Copyright and License Notices

GAPoC_B_v2.4_with GAPMod3.0

01/04/2022 13:49

Sheet: 13/14